47cd40c8dc
- NEW! An active multi-axis step smoothing algorithm that automatically adjusts dependent on step frequency. This solves the long standing issue to aliasing when moving with multiple axes. Similar in scheme to Smoothieware, but more advanced in ensuring a more consistent CPU overhead throughout all frequencies while maintaining step exactness. - Switched from Timer2 to Timer0 for the Step Port Reset Interrupt. Mainly to free up hardware PWM pins. - Seperated the direction and step pin assignments, so we can now move them to seperate ports. This means that we can more easily support 4+ axes in the future. - Added a setting for inverting the limit pins, as so many users have request. Better late than never. - Bug fix related to EEPROM calls when in cycle. The EEPROM would kill the stepper motion. Now protocol mandates that the system be either in IDLE or ALARM to access or change any settings. - Bug fix related to resuming the cycle after a spindle or dwell command if auto start has been disabled. This fix is somewhat temporary or more of a patch. Doesn’t work with a straight call-response streaming protocol, but works fine with serial buffer pre-filling streaming that most clients use. - Renamed the pin_map.h to cpu_map.h to more accurately describe what the file is. - Pushed an auto start bug fix upon re-initialization. - Much more polishing to do!
194 lines
7.6 KiB
C
194 lines
7.6 KiB
C
/*
|
|
cpu_map.h - CPU and pin mapping configuration file
|
|
Part of Grbl
|
|
|
|
Copyright (c) 2013 Sungeun K. Jeon
|
|
|
|
Grbl is free software: you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation, either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
Grbl is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with Grbl. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/* The cpu_map.h file serves as a central pin mapping settings file for different processor
|
|
types, i.e. AVR 328p or AVR Mega 2560. Grbl officially supports the Arduino Uno, but the
|
|
other supplied pin mappings are supplied by users, so your results may vary. */
|
|
|
|
// NOTE: This is still a work in progress. We are still centralizing the configurations to
|
|
// this file, so your success may vary for other CPUs.
|
|
|
|
#ifndef cpu_map_h
|
|
#define cpu_map_h
|
|
|
|
#ifdef CPU_MAP_ATMEGA328P // (Arduino Uno) Officially supported by Grbl.
|
|
|
|
// Serial port pins
|
|
#define SERIAL_RX USART_RX_vect
|
|
#define SERIAL_UDRE USART_UDRE_vect
|
|
|
|
// NOTE: All step bit and direction pins must be on the same port.
|
|
#define STEPPING_DDR DDRD
|
|
#define STEPPING_PORT PORTD
|
|
#define X_STEP_BIT 2 // Uno Digital Pin 2
|
|
#define Y_STEP_BIT 3 // Uno Digital Pin 3
|
|
#define Z_STEP_BIT 4 // Uno Digital Pin 4
|
|
#define STEP_MASK ((1<<X_STEP_BIT)|(1<<Y_STEP_BIT)|(1<<Z_STEP_BIT)) // All step bits
|
|
|
|
#define DIRECTION_DDR DDRD
|
|
#define DIRECTION_PORT PORTD
|
|
#define X_DIRECTION_BIT 5 // Uno Digital Pin 5
|
|
#define Y_DIRECTION_BIT 6 // Uno Digital Pin 6
|
|
#define Z_DIRECTION_BIT 7 // Uno Digital Pin 7
|
|
#define DIRECTION_MASK ((1<<X_DIRECTION_BIT)|(1<<Y_DIRECTION_BIT)|(1<<Z_DIRECTION_BIT)) // All direction bits
|
|
|
|
#define STEPPERS_DISABLE_DDR DDRB
|
|
#define STEPPERS_DISABLE_PORT PORTB
|
|
#define STEPPERS_DISABLE_BIT 0 // Uno Digital Pin 8
|
|
#define STEPPERS_DISABLE_MASK (1<<STEPPERS_DISABLE_BIT)
|
|
|
|
// NOTE: All limit bit pins must be on the same port
|
|
#define LIMIT_DDR DDRB
|
|
#define LIMIT_PIN PINB
|
|
#define LIMIT_PORT PORTB
|
|
#define X_LIMIT_BIT 1 // Uno Digital Pin 9
|
|
#define Y_LIMIT_BIT 2 // Uno Digital Pin 10
|
|
#define Z_LIMIT_BIT 3 // Uno Digital Pin 11
|
|
#define LIMIT_INT PCIE0 // Pin change interrupt enable pin
|
|
#define LIMIT_INT_vect PCINT0_vect
|
|
#define LIMIT_PCMSK PCMSK0 // Pin change interrupt register
|
|
#define LIMIT_MASK ((1<<X_LIMIT_BIT)|(1<<Y_LIMIT_BIT)|(1<<Z_LIMIT_BIT)) // All limit bits
|
|
|
|
#define SPINDLE_ENABLE_DDR DDRB
|
|
#define SPINDLE_ENABLE_PORT PORTB
|
|
#define SPINDLE_ENABLE_BIT 4 // Uno Digital Pin 12
|
|
|
|
#define SPINDLE_DIRECTION_DDR DDRB
|
|
#define SPINDLE_DIRECTION_PORT PORTB
|
|
#define SPINDLE_DIRECTION_BIT 5 // Uno Digital Pin 13 (NOTE: D13 can't be pulled-high input due to LED.)
|
|
|
|
#define COOLANT_FLOOD_DDR DDRC
|
|
#define COOLANT_FLOOD_PORT PORTC
|
|
#define COOLANT_FLOOD_BIT 3 // Uno Analog Pin 3
|
|
|
|
// NOTE: Uno analog pins 4 and 5 are reserved for an i2c interface, and may be installed at
|
|
// a later date if flash and memory space allows.
|
|
// #define ENABLE_M7 // Mist coolant disabled by default. Uncomment to enable.
|
|
#ifdef ENABLE_M7
|
|
#define COOLANT_MIST_DDR DDRC
|
|
#define COOLANT_MIST_PORT PORTC
|
|
#define COOLANT_MIST_BIT 4 // Uno Analog Pin 4
|
|
#endif
|
|
|
|
// NOTE: All pinouts pins must be on the same port, but cannot be on same port as limit pins.
|
|
#define PINOUT_DDR DDRC
|
|
#define PINOUT_PIN PINC
|
|
#define PINOUT_PORT PORTC
|
|
#define PIN_RESET 0 // Uno Analog Pin 0
|
|
#define PIN_FEED_HOLD 1 // Uno Analog Pin 1
|
|
#define PIN_CYCLE_START 2 // Uno Analog Pin 2
|
|
#define PINOUT_INT PCIE1 // Pin change interrupt enable pin
|
|
#define PINOUT_INT_vect PCINT1_vect
|
|
#define PINOUT_PCMSK PCMSK1 // Pin change interrupt register
|
|
#define PINOUT_MASK ((1<<PIN_RESET)|(1<<PIN_FEED_HOLD)|(1<<PIN_CYCLE_START))
|
|
|
|
#endif
|
|
|
|
|
|
#ifdef CPU_MAP_ATMEGA2560 // (Arduino Mega 2560) Working @EliteEng
|
|
|
|
// Serial port pins
|
|
#define SERIAL_RX USART0_RX_vect
|
|
#define SERIAL_UDRE USART0_UDRE_vect
|
|
|
|
// Increase Buffers to make use of extra SRAM
|
|
#define RX_BUFFER_SIZE 256
|
|
#define TX_BUFFER_SIZE 128
|
|
#define BLOCK_BUFFER_SIZE 36
|
|
#define LINE_BUFFER_SIZE 100
|
|
|
|
// NOTE: All step pins must be on the same port.
|
|
#define STEPPING_DDR DDRA
|
|
#define STEPPING_PORT PORTA
|
|
#define STEPPING_PIN PINA
|
|
#define X_STEP_BIT 2 // MEGA2560 Digital Pin 24
|
|
#define Y_STEP_BIT 3 // MEGA2560 Digital Pin 25
|
|
#define Z_STEP_BIT 4 // MEGA2560 Digital Pin 26
|
|
#define STEPPING_MASK ((1<<X_STEP_BIT)|(1<<Y_STEP_BIT)|(1<<Z_STEP_BIT)) // All step bits
|
|
|
|
// NOTE: All direction pins must be on the same port.
|
|
#define DIRECTION_DDR DDRA
|
|
#define DIRECTION_PORT PORTA
|
|
#define DIRECTION_PIN PINA
|
|
#define X_DIRECTION_BIT 5 // MEGA2560 Digital Pin 27
|
|
#define Y_DIRECTION_BIT 6 // MEGA2560 Digital Pin 28
|
|
#define Z_DIRECTION_BIT 7 // MEGA2560 Digital Pin 29
|
|
#define DIRECTION_MASK ((1<<X_DIRECTION_BIT)|(1<<Y_DIRECTION_BIT)|(1<<Z_DIRECTION_BIT)) // All direction bits
|
|
|
|
#define STEPPERS_DISABLE_DDR DDRB
|
|
#define STEPPERS_DISABLE_PORT PORTB
|
|
#define STEPPERS_DISABLE_BIT 7 // MEGA2560 Digital Pin 13
|
|
#define STEPPERS_DISABLE_MASK (1<<STEPPERS_DISABLE_BIT)
|
|
|
|
// NOTE: All limit bit pins must be on the same port
|
|
#define LIMIT_DDR DDRB
|
|
#define LIMIT_PORT PORTB
|
|
#define LIMIT_PIN PINB
|
|
#define X_LIMIT_BIT 4 // MEGA2560 Digital Pin 10
|
|
#define Y_LIMIT_BIT 5 // MEGA2560 Digital Pin 11
|
|
#define Z_LIMIT_BIT 6 // MEGA2560 Digital Pin 12
|
|
#define LIMIT_INT PCIE0 // Pin change interrupt enable pin
|
|
#define LIMIT_INT_vect PCINT0_vect
|
|
#define LIMIT_PCMSK PCMSK0 // Pin change interrupt register
|
|
#define LIMIT_MASK ((1<<X_LIMIT_BIT)|(1<<Y_LIMIT_BIT)|(1<<Z_LIMIT_BIT)) // All limit bits
|
|
|
|
#define SPINDLE_ENABLE_DDR DDRC
|
|
#define SPINDLE_ENABLE_PORT PORTC
|
|
#define SPINDLE_ENABLE_BIT 2 // MEGA2560 Digital Pin 35
|
|
|
|
#define SPINDLE_DIRECTION_DDR DDRC
|
|
#define SPINDLE_DIRECTION_PORT PORTC
|
|
#define SPINDLE_DIRECTION_BIT 1 // MEGA2560 Digital Pin 36
|
|
|
|
#define COOLANT_FLOOD_DDR DDRC
|
|
#define COOLANT_FLOOD_PORT PORTC
|
|
#define COOLANT_FLOOD_BIT 0 // MEGA2560 Digital Pin 37
|
|
|
|
// #define ENABLE_M7 // Mist coolant disabled by default. Uncomment to enable.
|
|
#ifdef ENABLE_M7
|
|
#define COOLANT_MIST_DDR DDRC
|
|
#define COOLANT_MIST_PORT PORTC
|
|
#define COOLANT_MIST_BIT 3 // MEGA2560 Digital Pin 34
|
|
#endif
|
|
|
|
// NOTE: All pinouts pins must be on the same port and cannot be on same port as limit pins.
|
|
#define PINOUT_DDR DDRK
|
|
#define PINOUT_PIN PINK
|
|
#define PINOUT_PORT PORTK
|
|
#define PIN_RESET 0 // MEGA2560 Analog Pin 8
|
|
#define PIN_FEED_HOLD 1 // MEGA2560 Analog Pin 9
|
|
#define PIN_CYCLE_START 2 // MEGA2560 Analog Pin 10
|
|
#define PINOUT_INT PCIE2 // Pin change interrupt enable pin
|
|
#define PINOUT_INT_vect PCINT2_vect
|
|
#define PINOUT_PCMSK PCMSK2 // Pin change interrupt register
|
|
#define PINOUT_MASK ((1<<PIN_RESET)|(1<<PIN_FEED_HOLD)|(1<<PIN_CYCLE_START))
|
|
|
|
#endif
|
|
|
|
/*
|
|
#ifdef CPU_MAP_CUSTOM_PROC
|
|
// For a custom pin map or different processor, copy and paste one of the default cpu map
|
|
// settings above and modify it to your needs. Then, make sure the defined name is also
|
|
// changed in the config.h file.
|
|
#endif
|
|
*/
|
|
|
|
#endif
|